(2 Points) In a PC using an Intel 80x86 microprocessor, the number of bits in the EBX register is ______

INSTRUCTIONS TO CANDIDATES

ANSWER ALL QUESTIONS

Problems 1 – 10 are from the text reading. Problems 11 – 20 are from the lecture notes on computer architecture.

 

NAME: _______________________________

 

 

 

1. (2 Points) In a PC using an Intel 80x86 microprocessor, the number of bits in the EBX register is ______

 

2. (2 Points) In a PC using an Intel Pentium microprocessor, the number of bits in a physical memory address is ______

 

3. (2 Points) In a PC using an Intel Core 2 microprocessor, the number of bits in the RBP register is ______

 

4. (2 Points) In a PC using an Intel 8086, the number of bytes in a memory segment was ______

 

5. (5 Points) Suppose that the EAX register contains FFFFFFC8 and the instruction

          add eax, 211

          is executed. What will be in the EAX register, and what will be the values of SF, ZF, CF and OF?

 

 

6. (2 Points) What is the name of the register in which 80x86 flags are stored?

 

7. (2 Points) Draw a diagram showing the relationship of the EDX, DX, DL and DH registers. Page 29 shows EAX that you can follow as a template.

 

8. (3 Points) Briefly explain the difference between a compiler and an interpreter.

 

9. (4 Points) Suppose that you buy a 64-bit PC with 8 GB of RAM. What is the 16-hex-digit of the “last” byte of installed memory?

 

10. (5 Points) Explain the difference between flat memory and segmented memory.

 

12. (1 Point Each) Suppose A = 0, B = 1, and Carry In = 0, show the values marked (a) thru (e) in the diagram above.

 

13. (1 Point Each) Suppose A = 1, B = 0, and Carry In = 1, show the values marked (a) thru (e) in the diagram above.

 

14. (3 Points) What is the benefit of the prefetch buffer the in the fetch-decode-execute cycle?

 

15. (5 Points Each) Use proper unit labeling in your solutions. Suppose you have the 5 stage pipeline shown here:

 

Z

 

         S1 takes 2 nsec to execute.

         S2 takes 2 nsec to execute.

         S3 takes 2 nsec to execute.

         S4 takes at most 12 nsec to execute.

         S5 takes 2 nsec to execute.

 

• What is the latency of a single instruction?

 

 

• What is the bandwidth (MIPS) of this pipeline?

 

 

• Briefly explain how a superscalar architecture can alleviate the bottleneck in S4.

 

 

• Suppose a superscalar architecture was implemented, and S4 decreased to 4 nsec. What is the latency of a single instruction?

 

 

• With S4 decreased to 4 nsec, what is the bandwidth (MIPS) of this pipeline?

 

16. (3 Points) Show how the hex bytes E6 34 0A 11 would look in little-endian format in the following memory cell:

 

    

17. (3 Points) What does the program counter (EIP register in 80x86) point to?

 

18. (3 Points) How are memory writes controlled in a clocked D-latch?

 

19. (14 Points) Suppose the clocked D-latch below is currently in a stable converged state of

         Q = 1. Now you want to write a 0 to the data line to change the state of the latch so that it stores a 0. Trace through the operation of the circuit, explaining the values of (a) through (g) in the process.

 

20. (10 Points) In the lecture, we showed a 4 bit memory using D flip-flops. There is a method of writing to memory registers using something called a shift register, where data is fed into each flip flop one bit at a time. The bits are shifted into the next flip-flop as the data is fed into the register. Here is an example where we are writing the bits 0110 into a 4-bit memory. The least significant bit is first fed into the “leftmost” flip-flop, and it is shifted through until all of the data is read into the register.

          Design and draw a circuit for a 4-bit shift register comprised of D flip-flops.

 

Related Questions

. The fundamental operations of create, read, update, and delete (CRUD) in either Python or Java

CS 340 Milestone One Guidelines and Rubric  Overview: For this assignment, you will implement the fundamental operations of create, read, update,

. Develop a program to emulate a purchase transaction at a retail store. This  program will have two classes, a LineItem class and a Transaction class

Retail Transaction Programming Project  Project Requirements:  Develop a program to emulate a purchase transaction at a retail store. This

. The following program contains five errors. Identify the errors and fix them

7COM1028   Secure Systems Programming   Referral Coursework: Secure

. Accepts the following from a user: Item Name Item Quantity Item Price Allows the user to create a file to store the sales receipt contents

Create a GUI program that:Accepts the following from a user:Item NameItem QuantityItem PriceAllows the user to create a file to store the sales receip

. The final project will encompass developing a web service using a software stack and implementing an industry-standard interface. Regardless of whether you choose to pursue application development goals as a pure developer or as a software engineer

CS 340 Final Project Guidelines and Rubric  Overview The final project will encompass developing a web service using a software stack and impleme